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VLSB card and system 3.1 Interfaces
The VLSB module supports the following interfaces:
Backplane Interface VME bus Used for remote access (readout, controls and diagnostic). The VME [Ref.
] interface conforms to VME64 (VITA 1.1 -1997) standard.
Power supply
A VLSB module is powered through the backplane connection to the subrack 5 Volt power supply. For stand-alone operations a VLSB module can be powered through an auxiliary connector. Each VLSB module has its own over-current/over-voltage protection.
Trigger interface
The trigger interface is implemented with two Lemo© [Ref. ] connectors and controlled by the Module Controller FPGA.
JTAG (IEEE 1149.1) interface
A four pin Test Access Port (TAP) provides access to the module card JTAG chain. The JTAG port is used for module FPGAs/EEPROMs configuration, diagnostic, and boundary scan.
Serial (RS232) interface
A connector provides access to the RS232 interface. The RS232 interface provides an additional access to the VLSB module logic for monitoring and debugging. The RS232 interface can be used for the VLSB module standalone operation removing the need of a VME subrack and VME controller.
Logic Analyzer interface
For debugging/diagnostic purposes, the VLSB module has several connectors to fit the highdensity adapter cables for Agilent 16550A logic analyzers.
Module-to-module interface
A front panel connector provides a mean to synchronize the operation of multiple modules.
How the VLSB fits into the testing of the AFE System
The main purpose of the VLSB is to test the AFE cards/system. Figure 3 .1 briefly describes the AFE data flow on an AFE card. The VLSB will be used to receive and store the data transmitted by the AFE over the LVDS links. The VLSB will not be a part of the D0 CTT system but will be used only to verify performance and functionality of the AFE cards in a separate test environment. 4 differential pairs @371MHz (data) 1 differential pair @53MHz ( 
VLSB single card system
A VLSB module can be operated in standalone mode. In this mode the card can be positioned on a bench or in a 6U VME subrack. The VLSB module can be controlled from a PC using the RS-232 interface. In standalone operation the VLSB module is powered through an on-board connector by an external 5 Volt power supply or by the 6U VME subrack 5 Volt power supply. 
VLSB multiple-cards system
The VLSB standalone system can be expanded to a set of several cards hosted by a 6U VME64X subrack. In this case, the cards can be individually accessed though their RS-232 interfaces. A set of four module can be synchronized through the use of the front panel board-to-board connectors. All cards in the system can be accessed through a VME subrack controller that can be hosted in the subrack slot 1. This controller can provide the VLSB cards with additional interfaces to the outside world (Ethernet, MIL-STD 1553, ...). Figure 3 .4 provides a block diagram of a VLSB module. The module can be controlled through two different interfaces: RS-232 (front panel) and VME (backplane).
VLSB card block diagram
The VLSB module hosts the "Module Controller FPGA" which handles the VME and RS232 interfaces, the timing and the diagnostics and supervise the data flow operations. The FPGA is configured at power-up by two on-board EEPROMs.
The VLSB module also hosts the four LVDS SERDES receivers used to convert and de-serialize the input LVDS signals to Low Voltage TTL. A logic analyzer pod is provided for each LVDS link.
The Module Controller FPGA manages the input LVDS interface and stores the data received into the ZBT SRAM. The FPGA control/status registers and the ZBT SRAM content can be accessed from both VME an RS232 interfaces.
A JTAG connector provides access to the VLSB module's FPGAs and its configuration EEPROMs.
If external timing (LVDS input links) is not available a 53MHz oscillator provides the Module Controller FPGA with a time reference.
Front panel LEDs provide real-time diagnostic allowing access to board status and setting information. 
Interfaces 4.1 Backplane Interface
The VLSB card complies with the VME64 (VITA 1.1-1997) electrical and mechanical standard. The subrack used is 6U high by 160mm deep.
The VME64 standard and the 6U form factor were chosen to make the module compatible with the existing subracks.
The implementation of the VME64 standard utilizes two 160-pin connectors, J1/P1 and J2/P2. Backplane interface pinouts are provided in Appendix A.
Each slot in a VME64 Subrack is uniquely identified by the 6 bits address provided in Table 4 .2. The address bits are hardwired into the backplane (Geographical Addressing) using 6 bits (GAP* and GAP4:GA0*) allowing each board to be addressed by is location in the subrack. The GAP* (Geographical Address Parity) signal is not used on the VLSB Module.
When the VLSB Module detects a standard VME backplane, it automatically uses the on board dip switches 5:1 as board address. Page 10
Data Space Description
Address (hex) From 00 00 00 00 00 00 00 04 00 00 00 08 00 00 00 0C 00 00 00 10 • To 00 00 00 3C Page 11
The VLSB Module provides 16 32-bit wide register locations in data space as described in the following subsections. Some register locations of the data space are not currently implemented. (27 bits) is the Memory Bank Start Address register, a read/write register. This register is used to set the start address for the memory bank address.
The address counter uses this 17-bit value as initial address when a trigger is received. (6) Relative address 0x0000018 (27 bits) is the Memory Bank End Address register, a read/write register. This register is used to set the end address for the memory bank address.
The address counter uses this 17-bit value as final address when a trigger is received. (7) Relative address 0x000001C (27 bits) is the Trigger Data Word register, a read/write register. This register is used to set the 21-bit word used to generate the data trigger. A data trigger is generated when the following statements are true:
1) The board is operating in triggered mode.
2) The Data Trigger is enabled (Trigger Control Register)
3) The Data Trigger generation is enabled on at least one of the input links. 4) The Trigger Data Word is received on the link/s enabled to generate a data trigger.
The Trigger Data Mask register allows the user to set which bits in the trigger data word should be used to generate a trigger. By default all bits are used. 0 VME Trigger Writing a '1' to this bit will generate a VME trigger signal when VME triggering is enabled. Always read-back '0'. Page 16
Received trigger bits are set to 1 when the trigger is enabled and a trigger has been received.
Module Information register (10)
Relative address 0x0000028 (27 bits) is the Module Information register, a read only register. This register provides the module serial number and the firmware revision date/code. (27 bits) is the LED Control register, a read/write register. This register can be used to change the monitoring mode, which allows the user to select the set of signals that are driving the front panel LEDs (see Section 6.1 for a description of the monitoring modes). The status of these signals can also be remotely read by accessing the Monitoring Status register (Paragraph 4. 1.2.8) . Information about whether the monitored signals are changing or have changed is stored in the Monitoring Mode Status History register (Paragraph 4.1.2.9). Accessing the LED Control register in writing will reset the Monitoring Status History register. It should be noted that the monitoring mode can also be changed using the front panel reset button. Each time the button is pressed for less then two seconds, the board switches to the next LED-monitoring mode. This change is automatically reflected in the content of the Monitoring Mode register.
Each front panel LED consists of a green and a red LED in the same package. The LED latch mode feature allows latching the LED in the ON position when they get driven. (27 bits) is the Monitoring Status register. It is a read only register. This registers allows for reading of the current status of the front panel LEDs. The front panel LEDs reflect the status of different groups of signals on the mixer board depending on the current monitoring mode. The monitoring mode can be changed using the front panel reset button (pressing it for less then 2 seconds) or remotely by accessing the LED Control register. The sixteen available monitoring modes are described in Section 6.1. 
Power supply
The VME64 standard defines, via the J1/P1 and the J2/P2 connectors, ten pins of +3.3V and six pins of +5V. The standard VME64 backplane connector has also 1 pin that supplies +12V, and 1 pin that provides -12V. Each pin is rated for 1.5 amps.
The VLSB module is powered only the +5V pins.
The VLSB module has also a Molex style power connector to allow for standalone operations with a +5V power supply.
The VLSB module design allows for operation in a standard VME 6U subrack.
Interface with AFE card
The VLSB module hosts 4 Low Voltage Differential Signal (LVDS) SERDES (SERializer-DESerializer) receivers (4 channels). The receiver used are the Texas Instrument [Ref. ] SN65LVDS96.
The VLSB module receives the data from the AFEs on four 21 bits wide LVDS Links. The data is transmitted on these links along four differential pair (three data and one clock ] which have a 50 Ω single ended (signal to ground) and an 89 Ω differential (signal to signal) impedance.
Special care was taken on the VLSB Module design to ensure that the highest signal integrity was maintained. To achieve this, the board's impedance was controlled to 50 Ω single ended and 100 Ω differential for the high-speed LVDS serial connections. The board's impedance was controlled to 50 Ω for the slower parallel data. The quantity of vias was minimized and, when necessary, placed as close as possible to the device drivers. Since this is a combined serial and parallel interface, care was taken to control both impedance and trace length mismatch (board skew) [Ref. ]. All traces from the connector to the receivers are as short as possible and matched in length. The 100 Ω LVDS interconnecting media is matched with a 100 Ω termination at the inputs of the receivers. 
LVDS Link Rx

RS-232 Interface
A Universal Asynchronous Receiver/Transmitter (UART) is implemented in the VLSB Module Controller FPGA. The UART allows interfacing the card with a computer having a serial port. The VLSB design uses an Analog Devices ADM3202 as RS-232 transceiver. The card behaves like a Data Communication Equipment (DCE) with adjustable settings. The default settings are the following: BAUD rate 115200, 1 start bit, 2 stop bits, no parity and no handshake.
JTAG Interface
See a description of JTAG in Paragraph 12. One four pin Test Access Port (TAP) is provided on the VLSB module, it accesses the Module Controller FPGA and its two configuration EEPROMs. 
Logic Analyzer Connectors
For debugging/diagnostic purposes the VLSB module has eight Amp "Mictor 38" connectors (AMP 2-767004-2) to fit the Agilent (formerly HP) High Density adapter cables (Agilent E5346A). Each adapter cable fits two test pods of an Agilent 16550A Logic Analyzer allowing monitoring up to 38 signals.
Memory Map
The Memory mapping will allow access to the Module Controller FPGA registers and Module ZBT Memory through two different interfaces, VME and RS232.
Page 21 5 Module Configuration
Configuration through on-board EEPROM
At power-up the Module Controller FPGA is configured with the content of the two on-board EEPROMs. Pressing the front-panel reset button for more then 2 second will force a FPGA reconfiguration.
Configuration through JTAG
For testing purposes the VLSB Module Controller FPGAs can be programmed through the JTAG interface connector. The JTAG interface is also used to update the content of the configuration EEPROMs.
Monitoring and diagnostic features
The VLSB design includes several diagnostic features. Beside logic analyzer connectors the user can access relevant information on module status from VME and RS232 interfaces.
LED diagnostics
The front panel accommodates 4 red LEDs and 1 green LED and sixteen bicolor LEDs numbered from 0 to 15 Figure 6.1.
The 4 red LEDs provide information about the 4 power voltages 5V (backplane) 3.3V (switching regulator), 2.5V (linear regulator), 1.2V (switching regulator).
The green LED provides status of the FPGA configuration (DONE signal).
The sixteen bicolor LEDs together with the reset push button are used by the LED diagnostic. This allows the user to view in real-time the status on module signals, registers and flags scrolling through several "monitoring modes".
The bicolor LEDs are controlled by the FPGAs and the reset push button is used to select the set of signal to be displayed by the LEDs. At power up, the default set is set number twelve. Pushing the reset button (for less then two seconds) allows the user to select the next set. Immediately after the reset button is pushed the LEDs will indicate for about two seconds the selected set of signal that will be displayed. Pressing the reset button for more then two seconds forces the mixer board to reset.
If not specified otherwise, the LED use is as follows: green LED ON if signal is in a logic low state, red LED ON if signal is in a logic high state. Each LED is controlled by it's own state machine which stretches the signal driving the LED to a minimum of 150msec in order to make it visible to the human eye. If a signal is continuously changing both the green and red LEDs will be ON resulting in a yellow color. The following tables describe the sixteen available sets of signals (or monitoring modes). Page 28 8 Appendix B -LVDS SERDES Interface -connectors pinout Table 8 .1 shows the pinout of the input links front panel connector. Each input link has three differential pairs for data and one pair for the clock. On the LVDS cables the center column is connected to the cable shield. The center column of the board connector and all the pins labeled as "IS_GND" are connected to a copper pour that can be left floating, connected to the earth ground (front panel, chassis), or to the VLSB Module digital ground. The connection between the input links shield ground copper pour and the earth or digital ground can be done placing a solder bridge between two pads on the bottom front corner (solder side) of the VLSB Module. D0 Central Tracker Trigger (CTT) -VME LVDS SERDES Buffer Specification
Appendix C -Logic Analyzer Connectors Pinout
The following tables list the signals connected to the VLSB module's logic analyzer connectors. Four of the logic analyzer connectors are connected to the outputs of the LVDS SERDES receivers.
Three analyzer connectors are connected to the backplane VME signals. The eighth logic analyzer connector is directly connected to the FPGA and the signals driving it can be assigned in the FPGA hardware description (VHDL code). These user-defined connections are marked with . 
ZBT Memory
The VLSB Module uses four banks of Cypress CY7C1351F SRAM ZBT memory. Each bank is used to store the data received from one of the LVDS links.
Appendix E -D0 CTT System
Scintillating Fiber Detector Scintillating fibers are organized together in a very precise array of ribbons, placed onto a structure formed by eight co-axial cylinders (or layers). When a particle passes through a scintillating fiber, a brief flash of light occurs. The light travels through the scintillating fiber and through an optical (clear) fiber connected to it, reaching a very sensible light detector, a Visible Light Photon Counter (VLPC). The light generated in each of the 40960 detector's scintillating fibers goes to an independent VLPC.
Visible Light Photon Counters (VLPCs)
The VLPCs are a derivative of solid-state photomultipliers (SSPM) but different than their predecessor in that they are blind in the infrared region. VLPCs are solid-state detectors capable of detecting single photons having wavelength of 0.4 to 28 um. Their operational temperature is between 6 and 14 K, requiring a cryogenic environment to operate. They are used in the CTT system to convert the scintillation light into an electrical signal, which is discriminated and digitized by the Analog Front-End boards (AFEs).
Analog Front-End Boards (AFEs) [Ref. ]
The AFEs, process the analog signals from the VLPC channels, and supply the generated data to the mixer system. An Analog Front-End (AFE) board hosts 8 Multichip Modules (MCMs).
The digital data generated by the analog front-end will be used by the logic responsible for the level 1 trigger decisions. But before the data can be used for trigger generation it needs to be reorganized into trigger sectors, this is done by the mixer system.
Mixer system [Ref. ]
The mixer system reorganize in "trigger sectors" the data received from the AFE system and send it to the logic generating the level 1 trigger (Digital Front-End boards). Being the mixer system part of the electronics handling data used to generate a trigger, the data is processed (re-organized) in real-time and with the minimum possible delay. The mixer system consists of a 21 slot 6U VME type subrack with custom backplane. Slot 1 is occupied by a custom subrack controller, slot 2 to slot 21 hosts twenty mixer boards.
Digital Front-End Boards (DFEs) [Ref. ]
The "trigger sector organized" data produced by the mixer system is passed to the Digital Front End boards (DFEs) system that does the triggering. Following the Digital Front End, there is other electronics that concentrate the information, look for trigger information and send/broadcast it up to the framework (collectors and broadcasters). Design complexity, difficulty of loaded board testing, and the limited pin access of surface mount technology led industry leaders to seek accord on a standard to support the solution of these problems. The standard defines a hardware architecture and the mechanisms for its use. The standard itself defines instructions that can be used to perform functional and interconnect tests as well as built-in self-test procedures. Vendor-specific extensions to the standard have been developed to allow execution of maintenance and diagnostic applications as well as programming algorithms for re-configurable parts. The top level schematic of the test logic defined by IEEE Std 1149.1 includes three key blocks:
The TAP Controller This responds to the control sequences supplied through the test access port (TAP) and generates the clock and control signals required for correct operation of the other circuit blocks.
The Instruction Register
This shift register-based circuit is serially loaded with the instruction that selects an operation to be performed.
The Data Registers
These are a bank of shift register based circuits. The stimuli required by an operation are serially loaded into the data registers selected by the current instruction. Following execution of the operation, results can be shifted out for examination. The JTAG Test Access Port (TAP) contains four pins that drive the circuit blocks and control the operations specified. The TAP facilitates the serial loading and unloading of instructions and data. The four pins of the TAP are: TMS (Test Mode Select), TCK (Test Clock), TDI (Test Data In) and TDO (Test Data Out). The function of each TAP pin is as follows:
Page 40 TCK -this pin is the JTAG test clock. It sequences the TAP controller as well as all of the JTAG registers. TMS -this pin is the mode input signal to the TAP Controller. The TAP controller is a FSM that provides the control logic for JTAG. The state of TMS at the rising edge of TCK determines the sequence of states for the TAP controller. TMS has an internal pull-up resistor on it to provide a logic 1 to the system if the pin is not driven. TDI -this pin is the serial data input to all JTAG instruction and data registers. The state of the TAP controller as well as the particular instruction held in the instruction register determines which register is fed by TDI for a specific operation. TDI has an internal pull-up resistor on it to provide a logic 1 to the system if the pin is not driven. TDI is sampled into the JTAG registers on the rising edge of TCK. TDO -this pin is the serial data output for all JTAG instruction and data registers. The state of the TAP controller as well as the particular instruction held in the instruction register determines which register feeds TDO for a specific operation.
Only one register (instruction or data) is allowed to be the active connection between TDI and TDO for any given operation. TDO changes state on the falling edge of TCK and is only active during the shifting of data through the device. This pin is three-stated at all other times. , 24, or 32-bit data path width -) Allows unaligned data transfers -) Error detection through *BERR signal -) 7 levels of interrupts -) System diagnostic capability using the *SYSFAIL signal -) Mechanical standard allows 3U, 6U, or 9U printed circuit boards The VME64 standard is a superset of the VME standard. Some of the added abilities for VME64 are: -) Larger 64-bit data and address paths for 6U boards -) 2 times the bandwidth (80 Mbytes/sec) -) lower noise connector system -) Cycle retry capability -) Bus LOCK cycles -) First slot detector -) Automatic 'plug and play" features
LVDS: Low
The VME64X standard is a superset of the VME standard. Some of the added abilities for VME64X are: -) 4 times the bandwidth of VME (160 Mbytes/sec) -) A new 160-pin connector family -) A 95-pin J0 connector -) 3.3V supply pins -) Geographical addressing -) 141 more user-defined I/O pins The VME64X standard utilizes 3 sets of connectors that plug into the backplane. They are a 95-pin connector J0/P0, and two 160-pin connectors, J1/P1 and J2/P2.
